Start Discovering Solved Questions and Your Course Assignments
TextBooks Included
Solved Assignments
Asked Questions
Answered Questions
Figure shows a discrete-circuit amplifier. The input signal vsig is coupled to the gate through a very large capacitor (shown as infinite).
An NMOS technology has µnCox = 250 µA/V2 and Vt = 0.5 V. For a transistor with L = 0.5 µm, find the value of W that results in gm = 2 mA/V at ID = 0.25 mA
An NMOS amplifier is to be designed to provide a 0.20-V peak output signal across a 20-k_ load that can be used as a drain resistor
Sketch the iC -vCE characteristics of an npn transistor having ß = 100 and VA =100 V. Sketch characteristic curves for iB = 20 µA, 50 µA, 80 µA
Consider an NMOS transistor having kn = 10 mA/V2. Let the transistor be biased at VOV = 0.2 V. For operation in saturation, what dc bias current ID results?
All the transistors in the circuits of Fig. are specified to have a minimum ß of 50. Find approximate values for the collector voltages and calculate forced ß
Consider a transistor biased to operate in the active mode at a dc collector current IC. Calculate the collector signal current as a fraction of IC
An npn BJT with grounded emitter is operated with VBE = 0.700 V, at which the collector current is 0.5 mA.
A transistor with ß = 100 is biased to operate at a dc collector current of 0.5 mA. Find the values of gm, rp , and re. Repeat for a bias current of 50 µA.
A pnp BJT is biased to operate at IC =1.0 mA. What is the associated value of gm? If ß = 100, what is the value of the small-signal resistance
For the MOS amplifier of Fig.(a) with VDD = 5 V and kn = 5 mA/V2, it is required to have the end point of the VTC, point B, at VDS =0.5 V
It is required to bias the MOS amplifier of Fig at point Q for which VOV = 0.2 V and VDS = 1 V. Find the Required value of RD when VDD = 5 V, Vt = 0.5 V
The MOS amplifier of Fig.(a), when operated with VDD = 2 V, is found to have a maximum small-signal voltage gain magnitude of 14 V/V
Consider the amplifier of Fig(a) for the case VDD = 5 V, RD = 24 kO, k_ n(W/L) = 1 mA/V2, and Vt =1 V.
A BJT amplifier such as that in Fig is to be designed to support relatively undistorted sine-wave output signals of peak amplitudes P volt without the BJT
A designer considers a number of low-voltage BJT amplifier designs utilizing power supplies with voltage VCC of 1.0, 1.5, 2.0, or 3.0 V
A BJT amplifier circuit such as that in Fig. is operated with VCC = +5 V and is biased at VCE = +1 V. Find the voltage gain, the maximum allowed output
Various measurements are made on an NMOS amplifier for which the drain resistor RD is 20 kO. First, dc measurements show the voltage across the drain resistor
Design the circuit shown in Fig. so that the emitter currents of Q1:Q2:and Q3:are 0.5 mA, 0.5 mA, and 1 mA, respectively
For the circuit in Fig. let VCC =10 V, RC =1 kO, and RB = 10 kO . The BJT has ß=50. Find the value of VBB that results in the transistor operating
The pnp transistor in the circuit in Fig. P6.50 has ß=50. Show that the BJT is operating in the saturation mode and find ß forced and VC.
Consider the operation of the circuit shown in Fig. for VB at -1 V, 0 V and +1 V. Assume that ß is very high. What values of VE and VC result?
For the transistor shown in Fig. assume a˜1 and vBE = 0.5 V at the edge of conduction. What are the values of VE and VC for VB = 0 V?
A single measurement indicates the emitter voltage of the transistor in the circuit of Fig.to be 1.0 V. under the assumption that = 0.7 V, what are VB, IB, IE