Start Discovering Solved Questions and Your Course Assignments
TextBooks Included
Solved Assignments
Asked Questions
Answered Questions
consider the 10-bit counting ad converter described in problem 1a what is the output if the analog input is vanbsp 3125
a 10-bit counting ad converter has an analog input in the range 0 le va le 5 v and has a clock frequency of 1 mhza what
the 3-bit flash ad converter in figure has a reference voltage of vrefnbsp 33 v the 3-bit output is 101 what is the
the n-bit da converter with an r-2r ladder network in figure is to be designed as a 6-bit da device let vrefnbsp-50 v
the weighted-resistor da converter in figure is to be expanded to an 8- bit devicea what are the required resistance
consider the 4-bit weighted-resistor da converter in figure let rfnbsp 10 k omegaa what is the maximum allowed
a what is the output voltage of the 4-bit weighted-resistor da in figure if the input is 0110 assume rfnbsp 10 k omegab
an analog signal in the range 0 to 33 v is to be converted to a digital signal with a quantization error of less than
tissue mechanicsdeformation of soft tissue under planar biaxial loading condition projectdescriptionwe have studied the
design a 4-word times 4-bit nmos mask-programmed rom to produce outputs of 1011 1111 0110 and 1001 when rows 1 2 3
consider the cmos ram cell and data lines in figure with circuit and transistor parameters described in problemassume
consider the cmos ram cell and data lines in figure biased at vddnbsp 25 vassume transistor parametersnbspnbsp
question 1 calculate the total head loss for water 25degc flowing at 100 m3hr as shown in the following figure the
a 16-k nmos ram with the cell design shown in figure bnbsp is to dissipate no more than 200 mw in standby when biased
consider the nmos ram cell with resistor load in figure bassume parameters values ofnbspnbsp 80muav2 vt nnbsp 04 v
assume that an nmos address decoder can source 250 mua when the output goes highif the effective capacitance of each
a 4096-bit ram consists of 512 words of 8 bits eachdesign the memory array to minimize the number of row and column
consider the cmos clocked circuit in figure bassume the effective capacitance at the vo1nbspterminal is 25 ffif the
the parameters of an nmos transmission gate are vtn 04 v kn 015 mav2 and cl 02 pfa for a gate voltage of phi 33 v
the nmos transistors in the circuit shown in figure have parameters knnbsp 02 mav2 vtnbspnnbsp 05 v lambda 0 and gamma
consider the circuit shown in figurethe input voltage vinbspis either 01 v or 25 vassume gate voltages of phi 25 v the
consider the circuit in figurewhat logic function is implemented by this circuitare there any potential problems with
design an nmos pass transistor logic circuit to perform the function y a bc dassume that both the variable and its
consider the circuit in figurea determine the value of y for phi 25 v and i a b 0 ii a 0 b 25 v iii a 25 v b 0
consider the circuit in figurea determine the value of y for i a b 0 ii a 25 v b 0 iii a 0 b 25 v and iv a b 25