Start Discovering Solved Questions and Your Course Assignments
TextBooks Included
Solved Assignments
Asked Questions
Answered Questions
q explain the design of waterwaywhen the river flows between high banks and the whole width is actively functioning during high floods the bridge
how does bus arbitration typically worki a bus master waiting to use the bus asserts by the bus requestii a bus master cannot be the bus
why are interrupt masks provided in any processorinterrupt mask enable the higher priority devices comes first and there for lower priority devices
q estimation of design flood dischargethese methods are also in vogue for estimating maximum discharge discharge estimated using the above three
what is the function of a tlb translation look-aside buffer a small cache called the tlb is interporated into mmu which having of the page table
how do you control instructions like branch cause problems in a pipelined processorpipelined processor gives the best throughput for sequenced line
why is the wait-for-memory-function-completed step required when reading from or writing to the main memory wmfc step is needed for the write control
q how to determine the frequency of floodflood frequency may be estimated preferably from flood records if available for a number of years or they
q explain the design discharge for bridge waterwaydesign discharge for bridge waterway should be a flood of 50 year frequency for very large bridges
what is the purpose of guard bits used in floating point operationsthe guard bits are the extra bits which are used to retain the in-between steps to
a 3-phase wye-connected 118 kv 100 mva turbo- generator of 08 power factor lagging has a synchronous reactance of 20 pu on rating the generator is
a 3-phase wye-connected 11 kv 1375 mva turbo-alternator of 08 power factor lagging has a synchronous reactance xs 14 omega assume the machine to be
what is the necessity of an interface any device that has to be linked to a cpu requires an interface this takes care of the mismatch in speed
what is dma operations state its advantages in order to transfer bulk amount of data among memory and io device without involvement of cpu the direct
define locality of reference what are its types during the course of implementation of a program memory references by the processor for both the
what do you understand by hit ratiowhen a processor refers a data item from a cache if the referenced item is in the cache then such a reference is
what is meant by super scalar processor super scalar processors are designed to exploit more instruction level parallelism in user programs this
what are the address-sequencing capabilities required in a control memoryi incrementing the control address registerii unconditional branch as
a 3-phase 16-pole synchronous machine is driven by a prime mover at a speed of 600-rpm with the stator open circuited the rotor flux per pole is
explain the construction of synchronous machinesbasically all synchronous machines require a dc excited field winding in order to produce magnetic
explain the synchronous machinesa synchronous machine unlike an induction or asynchronous machine only develops torque at a fixed so called
what is priority interrupta priority interrupt is an interrupt that establishes a priority over the various sources to verify which condition is to
what factors influences the bus design decisions 1 data location device selection address of data with in device track sector etc2 data
define the terms spatial locality and temporal localityspatial locality the spatial aspect means that instructions in close proximity to a
define underflow and overflowunderflow if the result the arithmetic operation including n-bit numbers is too small to show by n-bits underflow is