Start Discovering Solved Questions and Your Course Assignments
TextBooks Included
Solved Assignments
Asked Questions
Answered Questions
repeat prob 399 for a full-wave rectifier circuitproblem 399a 33-v 30-a dc power supply is to be designed with a ripple
repeat prob 3104 if the rms value of the transformer output voltage vi is 10 v simulate the behavior of the full-wave
simulate the am demodulator in the eia on page 122 compare the spectra of the voltages across the two capacitors the
simulate the voltage-doubler rectifier circuit in fig p3101 for c 500 f and vi 1500 sin 2pi60t with a load resistance
a 3000-v 1-a dc power supply is to be designed with less than a 4 percent ripple voltage compare the pros and cons of
repeat prob 3100 for a full-wave bridge rectifier circuit draw the circuitproblem 3100a 2800-v 2-a dc power supply is
draw the load line for the circuit in fig p489 on the output characteristics in fig p418 and locate the q-point assume
layout a transistor with wl 51 similar to fig 422 but change the alignment so that masks 2 3 and 4 are all aligned to
energy management and efficiency assignment title- horne energy audit and critical analysisenergy audit and
the ebers-moll model was one of the first mathematical models used to describe the characteristics of the bipolar
what is the reciprocal of the slope in mvdecade of the logarithmic transfer characteristic for an npn transistor in the
in the circuits in fig p59 the zener breakdown voltages of the collector-base and emitter-base junctions of the
a transistor has ft 500 mhz and betaf 75a what is the beta-cutoff frequency fbeta of this transistorb use eq 542 to
in the circuits in fig p535 the zener breakdown voltages of the collector-base and emitter base junctions of the npn
a what is the forward transit time tauf for an npn transistor with a base width wb 05 m and a base doping of 1018cm3b
a what is the collector-emitter voltage for the transistor in fig p558a if is 5 times 10-16 a alphaf 099 and alphar
what is the saturation voltage of an npn transistor operating with ic 1 ma and ib 1 ma if betaf 50 and betar 2 what
use spice to determine the characteristics of the nmos inverter with a linear load device for the design given in fig
design an nmos saturated load inverter vdd 25 v vl 025 v to have an average propagation delay of 2 ns with a
repeat the simulation of ex 610 with lambda 004v compare the new values rise time fall time and propagation delays
repeat prob 6141 to achieve an average propagation delay of 2 ns with a 04 pf load what is the average power
design an nmos inverter with resistor load to have an average propagation delay of 25 ns with a capacitive load of 1 pf
derive eq 663 for an n-stage ring oscillator by adding together the total number of tauphl and tauplh delays that occur
a logic family has a power-delay product of 100 fj if a logic gate consumes a power of 100 w what is the expected
a high-speed nmos microprocessor has a 64-bit address bus and performs a memory access every 50 ns assume that all