Draw a state transition diagram for a machine that solves


Long-String Comparator Develop an FSM that detects if two serial bit streams a and b of length N are pair-wise equal. This is an extension to the example of section 11.7.2 in which the FSM had to detect if the last N bits were equal. The circuit ports are depicted in the upper part of figure 11.19 , which also shows an XNOR gate ( x = ‘ 1 'when a = b). The desired behavior is also illustrated in the figure for N = 4. Note in the y and done waveforms that after every four bits, starting right after the reset pulse, done must be asserted, informing that a complete block has been inspected, with y high during that pulse if the four pairs of bits were equal ( x = ‘ 1 'in all four time slots) or low otherwise.

(a) Draw a state transition diagram for a machine that solves this problem for any (arbitrarily long) value of N .

(b) Based on your solution, fill in the missing plots in figure 11.19 .

(c) How many DFFs are needed to build your machine, assuming that sequential encoding is used and that N = 256 bits?

1892_6cab04ad-9085-4341-b7df-8bf5cd84a14b.png

Request for Solution File

Ask an Expert for Answer!!
Electrical Engineering: Draw a state transition diagram for a machine that solves
Reference No:- TGS01559135

Expected delivery within 24 Hours