Write decoder functionality in only one statement in verilog
module decoder(
// Outputs
dout,
// Inputs
din
);
input [3:0] din;
output [15:0] dout;
assign dout = (din==15)? 15:
(din==14)? 14:
(din==13)? 13:
(din==12)? 12:
(din==11)? 11:
(din==10)? 10:
(din==9)? 9:
(din==8)? 8:
(din==7)? 7:
(din==6)? 6:
(din==5)? 5:
(din==4)? 4:
(din==3)? 3:
(din==2)? 2:
(din== 1)? 1:0;
endmodule // decoder