write a VHDL module for the parallel-in, parallel-out right-shift register of figure 12-10 (page 360), but add an active-low asynchronous clear signal ClrN. Do not use individual flip-flops in your code. simulate the module to obtain a timing diagram