Using approximation methods determine knbspdkl -the maximum

Question

Consider a four-input NMOS NAND logic gate with a depletion load similar to the circuit in Figure. The bias voltage is V_DD = 3.3 V, and the threshold voltages are V_TND = 0.4 V and V_TNL = -0.6 V. The logic 0 output voltage is to be 0.10 V.

(a) Using approximation methods, determine K _D/K_L.

(b) The maximum power dissipation in the circuit is to be 100μW. Determine (W/L)_L and (W/L)_D.