The mixer phase detector characteristic shown in figure


The mixer phase detector characteristic shown in Figure exhibits a zero gain at the peaks, e.g., at ?φ = 0. A PLL using such a PD would therefore suffer from a zero loop gain at these points.

Does this mean the PLL would not lock?

2222_Figure 07.jpg

Request for Solution File

Ask an Expert for Answer!!
Electrical Engineering: The mixer phase detector characteristic shown in figure
Reference No:- TGS01701810

Expected delivery within 24 Hours