Question: Pipelined Self-Timed Domino Logic: Align circuits are also easy to dovetail into a domino circuit strategy. Show how this is so by pipelining three copies of the domino adder of Exercise to form a two-stage pipeline that adds four numbers together.
Exercise: Self-Timed Domino Logic: Dual-rail domino logic is naturally suited to implementing self-timed asynchronous circuits employing a dual-rail signal encoding. When an input signal becomes valid (one of its components goes high), it triggers the evaluation of any logic function that depends on it. Sketch the implementation of a self-timed 4-bit adder using dual-rail domino. (You need not draw the transistor-level schematics. Assume that you have a domino full adder circuit). Make sure your circuit obeys the weak conditions. How do you generate the pull down and pre-charge signals?