Logic chips are taken from container, tested individually, and labeled defective or good. The testing procedure is continued till either two defective chips are found or five chips are tested in total. Using tree diagram, exhibit a sample space for this process.