Revise the schematic of Exercise 4.1 to include a clock enable and a reset input to the register, using flip-flops with clock-enable and reset inputs.
Exercise 4.1
Draw a schematic for a 6-bit register, constructed from D flip-flops, that updates the stored value on every clock cycle.