Develop a Verilog model of the complex multiplier as revised in Exercises 4.17 and 4.18.
Exercises 4.18
Develop a finite-state machine to implement the revised control sequence from Exercise 4.17. Show the transition and output functions both in tabular form and using a state transition diagram.
Exercise 4.17
Revise the complex multiplier datapath of Example 4.13 to include two fixed-point multiplier components instead of just one. How can the control sequence described in Example 4.15 be revised as a consequence to reduce the time taken to perform a complex multiplication?
Example 4.13
Develop a datapath to perform a complex multiplication of two complex numbers. The operands and product are all in Cartesian form. The real and imaginary parts of the operands are represented as signed fi xedpoint numbers with 4 pre-binary-point and 12 post-binary-point bits. The real and imaginary parts of the product are similarly represented, but with 8 prebinary-point and 24 post-binary-point bits. The complex multiplier is subject to constraints that strongly limit the circuit area.
Example 4.15
Design a control sequence for the control signals of the sequential complex multiplier.