register-to-register architecture in this


Register-to-Register Architecture: In this organization, results and operands are accessed not directly from the main memory by the scalar or vector registers. The vectors which are required presently can be stored in the CPU registers. Cray- 1 computer accept this architecture for the vector instructions and its CPY having 8 vector registers, every register capable of storing a 64 element vector where single element is of 8 bytes.

 

Request for Solution File

Ask an Expert for Answer!!
Computer Engineering: register-to-register architecture in this
Reference No:- TGS0208305

Expected delivery within 24 Hours