A binary adder takes in two 24bit 2's complement binary numbers, plus a carry-in signal, and produces a 24 bitresult, a carry-out signal and an overow signal. If Nand gates are used throughoutand a ripple-carry design is used, calculate the delay through the adder, assuming all inputs are presented at the same instant, and counting D seconds per gate. Which output signal suers the worst delay (including the carry-out and overowoutputs)?