How to reduce the overall voltage gain


Discuss the below:

Q: A CS amplifier using an NMOS transistor with gm = 2 mA/V is found to have an overall voltage gain of -10 V/V. What value should a resistance Rs inserted in the source lead have to reduce the overall voltage gain to -5 V/V?

Request for Solution File

Ask an Expert for Answer!!
Electrical Engineering: How to reduce the overall voltage gain
Reference No:- TGS01991348

Expected delivery within 24 Hours