Show how the sequential circuit shown below can be mapped onto a single configurable logic block. Do this by specifying the functions that the LUTs implement and showing the paths through the multiplexors that must be configured to provide the required connections (show this by drawing heavy lines on a photocopy of page 6-21 of the notes). Also show what values must be stored in each location of the LUTs to
implement the required logic functions."