Hardware Implementation for signed-magnitude data
When multiplication is implemented in digital computer, we change process lightly. Here, in place of providing registers to store and add concurrently as many binary numbers as there are bits in multiplier, it is convenient to provide an adder for summation of only two binary numbers, and successively accumulate partial products in a register. Second, instead of shifting multiplicand to left, partial product is shifted to right, which results in leaving partial product and multiplicand in required relative positions. Now, when corresponding bit of the multiplier is 0, there is no need to add all zeros to partial product since it will not alter its value.