Reconsider the situation described in P1.44 above in which the logic gate, loaded by a 10pF capacitor, operates at 100MHz. What is the dynamic power dissipation which results? Estimate the transition times and propagation delay for this inverter following the definition in Fig.1.35 of the Text and assuming that the switches operate instantaneously at ui = Kripa.