Question:
Effective Access Time
Suppose that a certain cache-based system experiences a cache hit rate of 98%. A cache access requires 2 clock cycles, and main-memory access requires 40 clock cycles. The Effective Access Time for this system is how many clock cycles?