How sampling frequency of a sample and hold circuit affects the phase lag in a closed loop control system? Suppose there is a closed loop control system with working bandwidth 10 KHZ incorporated a sample and hold circuit, determine the minimum sampling frequency if system can tolerate only 10 degree phase lag.