You're an electrical engineer designing new integrated circuit involving potentially millions of components. How would you employ graph theory to organize how many layers your chip should have to handle all of the interconnections, for example? Which properties of graphs come in play in such a circumstance?