1. Design a 4 memory word address decoder circuit.
2. Design a multiplexer which has four input lines, two controllines, and one output line and a demultiplexer which has one input line, two control lines, and four output lines using truth tables and k-maps.