(Regular Logic Implementation Methods) Your task is to design a combinational logic subsystem to decode a hexadecimal digit in the range of 0 through 9 and A through F to drive a seven-segment display. The display of hexadecimal numerals is specified in Figure Ex. 4.30. Design a minimized implementation in PLA form. That is, look for common terms among the seven output functions.