Topic: HND Electrical & Electronic Engineering?
Title: Digital Electronic Circuits
AIM OF THIS ASSIGNMENT
You will undertake a number of investigative activities designed to develop your understanding of combinational Logic.
ASSIGNMENT OBJECTIVES
In this assignment, for LO4, you will need to show that you can:
- Evaluate digital electronic device families.
- Design combinational digital electronic circuits.
- Design sequential digital electronic circuits.
- Test digital circuits by construction or by computer simulation.
|
Merit Descriptors
|
Indicative Characteristics
|
Contextualised Evidence.
|
|
In order to achieve a Merit the learner must:
|
The learners evidence shows:
|
To achieve the grade you will need to.
|
|
M2 - Select/design and apply appropriate methods/techniques.
|
Complex information/data has been synthesised and processed.
|
Use Karnaugh Maps to check the SOP is equivalent to the original Boolean expression (TASK 2).
|
|
M3 - present and communicate appropriate findings.
|
A range of methods of presentation have been used and technical language has been accurately used.
|
Create a report using a variety of word processing skills and using the appropriate engineering language (TASK 3).
|
|
Distinction Descriptors
|
Indicative Characteristics
|
Contextualised Evidence.
|
|
In order to achieve a Distinction the learner must:
|
The learners evidence shows:
|
To achieve the grade you will need to.
|
|
D2 - Take responsibility for managing and organising activities.
|
Autonomy/independence has been demonstrated.
|
Demonstrate that you have simulated and built circuits on your own, without any support (TASKs 2 & 3).
|
TASK INTRODUCTION -
You have completed your engineering apprenticeship and have a position in the design department of your company. You have been asked by your line manager, Mithun, to produce a combinational logic circuit (Task 2). For Task 3 you have been requested to evaluate the operation of JK Flip Flops and present your findings and measurements to your line manager.
TASK 1: a) Using Manufacturer's datasheets complete the table below using Nominal values for the logic families.
|
LS TTL
|
ALS TTL
|
CMOS
|
HCMOS
|
|
VIL
|
|
|
|
|
|
VIH
|
|
|
|
|
|
IIL
|
|
|
|
|
|
IIH
|
|
|
|
|
|
VOL
|
|
|
|
|
|
VOH
|
|
|
|
|
|
IOL
|
|
|
|
|
|
LOH
|
|
|
|
|
|
Fan-out
|
|
|
|
|
|
Noise Margin
|
|
|
|
|
b) Define the terms Fan-out and Noise Margin.
TASK 2: Design a circuit whose output goes HIGH when its inputs are: A is high and B is lowand either input C or input D is also HIGH.
Procedure:
a) Derive a Boolean that describes the performance of the required circuit.
b) Rearrange the expression in Sum-of-Products (SOP) form.
c) Using simulation software, Draw the circuit diagram and simulate its operation.
d) Produce a four-variable truth table and apply all combinations of input variables to the circuit and each time note the logical state.
e) Demonstrate the circuit operation to your tutor.
|
A
|
B
|
C
|
D
|
F
|
|
0
|
0
|
0
|
0
|
|
|
0
|
0
|
0
|
1
|
|
|
0
|
0
|
1
|
0
|
|
|
0
|
0
|
1
|
1
|
|
|
0
|
1
|
0
|
0
|
|
|
0
|
1
|
0
|
1
|
|
|
0
|
1
|
1
|
0
|
|
|
0
|
1
|
1
|
1
|
|
|
1
|
0
|
0
|
0
|
|
|
1
|
0
|
0
|
1
|
|
|
1
|
0
|
1
|
0
|
|
|
1
|
0
|
1
|
1
|
|
|
1
|
1
|
0
|
0
|
|
|
1
|
1
|
0
|
1
|
|
|
1
|
1
|
1
|
0
|
|
|
1
|
1
|
1
|
1
|
|
Opportunity for Distinction (Part A) (Both Part A and Part B must be completed for D2) Demonstrate, with photographic evidence, that you have simulated the circuit in Task 2 without any help from your peers and/or tutor.
Opportunity for Merit - Use Karnaugh Maps to check the SOP found in Part b, is equivalent to the original Boolean expression, found in Part a.
TASK3: a) Design a 4 bit asynchronous counter using JK flip flops to count between 2 and 9. Your design must include:
- Flow diagram
- Sequence table
- Karnaugh maps
b) Using a Logic Tutor or Multisim, construct the counter and demonstrate to your Tutor.
Opportunity for Merit
Produce a report containing the information found for TASKs 2 and 3. You will need to use a variety of word processing features and circuit diagrams created in Multisim. You will also need to use engineering language correctly.
Opportunity for Distinction (Part B)(Both Part A and Part B must be completed for D2) Demonstrate, with photographic evidence, that you have built the circuit in Task 3 without any help from your peers and/or tutor.
Description of activity undertaken (please be as specific as possible)
TASK 2: Design a circuit whose output goes HIGH when its inputs are: A is high and B is low and either input C or input D is also HIGH.
a) Demonstrate the circuit operation to your tutor.
TASK3: a) Using the Logic Tutors or Multisim construct the counter and demonstrate to your Tutor.
HND ASSIGNMENT EVIDENCE AND FEEDBACK
|
Learning
Outcome
|
Evidence in Report
(Student)
|
Location
(Student)
|
Assessor
Comments
|
Referred
|
Achieved
|
|
LO4.1
|
|
|
|
|
|
|
LO4.2
|
|
|
|
|
|
|
LO4.3
|
|
|
|
|
|
|
Merit
|
|
|
|
|
|
|
M2
|
|
|
|
|
|
|
M3
|
|
|
|
|
|
|
Distinction
|
|
|
|
|
|
|
D2
|
|
|
|
|
|