Problem
1. Why cannot the 68000 be single-stepped through instructions simply by halting its clock after AS* has been negated at the end of a memory access?
2. Design a circuit to permit a single bus cycle at a time to be executed. The HALT* line must normally be held in its active-low state and be negated long enough for the 68000 to execute a single bus cycle.
3. Unlike other byte-addressable microprocessors that employ an A 0 0 pin as a least significant bit to distinguish between an odd and even byte, the 68000 does not connect A00 from an address register (or the program counter) to a pin. How then does the 68000 implement byte accesses?
The response should include a reference list. Double-space, using Times New Roman 12 pnt font, one-inch margins, and APA style of writing and citations.