Problem
Describe the modifications to the single clock cycle data path that would be needed to implement the jalr instruction (jump and link register - see page A.672 of the text), and give the control signal settings that would be required for this instruction.