Consider the serial addition circuit shown in Figure 7.60 where the single-bit full adder receives two external inputs fromaugend and addend while the carry-in input comes from the output of a D flip-flop that stored the carry-out of the next less significant pairs of bits. Derive state equations for the sumand carry-out outputs.
