Derive a minimal state table for an FSM that act as four bit parity generator. For every four bits that are observed on the input w during four consecutive clock cycles, the FSM generates the parity bit p = 1 if the number of 1's is even after every bit of input.