1. Assume that 4-bit serial-load shift register contains an input stuck-at-0 fault at its second and third bits owing to manufacturing imperfection. Design an input test sequence to demonstrate these failures at the outputs of this 4-bit serial-load shift register.
2. Consider a gate-level implementation of a full adder. Design an economical test plan to test this full adder circuits.