1. Assume a D flip-flop with separate set (S) and reset (R) inputs. How can this flip-flop be configured such that its output will be set to logic 1, when both S and R inputs are high simultaneously?
2. Modify a T flip-flop such that it functions as a D flip-flop.