An n-channel JFET needs a NEGATIVE voltage applied to its GATE, relative to its SOURCE. If you have a single POSITIVE supply applied to the MASTER loop of a JFET, the mid point of the voltage divider will also be a positive voltage with respect to common. How can we make the voltage divider work in such case, if we need the GATE to be NEGATIVE with respect to the SOURCE?