A particular logic gate has tPLH and tPHL of 30 ns and 50 ns, respectively, and dissipates 1 mW with output low and 0.6 mW with output high. Calculate the corresponding delay-power product (under the assumption of a 50% duty-cycle signal and neglecting dynamic power dissipation).