--%>
Assignment Help - homework help

Checksum generation

List out the steps which are followed in the checksum generator?

E

Expert

Verified

Checksum is generated by following the given steps:

a) Units are divided into k sections each of n bits.

b) All the sections are then added together by using the 2's complement to get the resultant sum.

c) Sum is then complemented and then become the checksum.

d) The checksum is sent along with the data.

   Related Questions in Electrical Engineering

  • Q : Block floating point representation

    Explain what block floating point representation is and state its advantages? Specify the benefits of the floating point arithmetic?

    		•
  • Q : Schemes of analog modulations Write

    Write down the three different basic schemes of analog modulations?

    		•
  • Q : Active and Passive Components Describe

    Describe the terms active and Passive Components in brief.

    		•
  • Q : Estimate voltage- current - optimum

    Make a Thevenin Equivalent Model for the given circuit demonstrated in below. Therefore, find out the optimum value of load resistance that will maximise the power delivered to the load. Estimate the voltage across and the current by the load resistance i.e. RL, and t

    		•
  • Q : Problem on Circuit analysis A student

    A student builds the circuit shown below. As it is the circuits contains two major mistakes. Your task is to identify these mistakes and suggest a solution for each. When identifying solutions explain for each case where the mistake is and why the circuit will not wor

    		•
  • Q : Illustrate the Race-around problem

    Illustrate the Race-around problem? Describe how can you repair it?

    		•
  • Q : Determine the impedance of the parallel

    Find out the impedance of the parallel R-C network demonstrated in figure below at a frequency of 150Hz and express this in the form of phase and magnitude. Calculate the current flowing in the network from the source and the individual currents flowing by the resisto

    		•
  • Q : Problem on combinational logic design

    Design and analysis of an IC adder built using discrete  logic and a dedicated adder using Integrated Circuits  a) Design a full adder using logic gates. In the design process show truth tables, karnaugh maps and other material used to derive the

    		•
  • Q : High speed TTL and low power TTL State

    State some of the differences between high speed TTL and low power TTL?

    		•
  • Q : Intersymbol interference meaning What

    What do you mean by the term intersymbol interference?

    		•