Hold and Halt states of 8085 microprocessor
Explain hold and halt states of the 8085 microprocessor.
Expert
If HOLD line of the 8085 found high, µP enters into the HOLD state and provides out a HLDA (Hold acknowledge) signal. After identifying the HOLD signal, the µP delays executing any further machine cycles and tri-states the A and AD buses and also the IO/M, RD and WR lines. At the time of the HOLD state, the peripheral devices may gain control of data and address buses for sending the data to or from the memory in the direct manner. This mode of operation is known as direct memory access (DMA). Whenever a HLT instruction is executed, µP enters into the HALT state. It will stop microprocessor. The registers and the status flags stay unaffected. The µP may get out of this state only one clock cycle after the valid interrupt is identified or the RESET happens.
Explain the challenges of embedded systems?
Illustrates the Specification of embedded system?
A piece of homogenous semiconductor material that is n-type of length 100µm as well as uniform cross-sectional area of 5x10-4 cm2 having a doping concentration of 1017cm-3. There a linear gradient of carrier concentrat
Explain the term power factor? Specify whether it is high or low and why?
Provide the explanation explaining the reason for high starting current in the DC motor?
Explain various interrupts of the 8051 micro controller?
Explain the Performance of functional or non functional requirements in embedded system.
Explain the term Counter. Describe in detail. Write note on the Frequency Counter? Specify the major blocks which are present within the frequency counter.
Explain the phenomenon of FDD?
Define: a) SF6 Circuit Breaker b) Ferranti effect
18,76,764
1944075 Asked
3,689
Active Tutors
1455411
Questions Answered
Start Excelling in your courses, Ask an Expert and get answers for your homework and assignments!!