Write structural VHDL code for a module that is an N-bit serial-in, serial-out rightshift register. Inputs to the shift register are bit signals: SI (serial input), Sh (shift enable), and CLK. Your module should include a generic in the entity declaration, and a generate statement in the architecture. Assume that a component for a D flipflop with clock enable (CE) is available.