Problem
1. What signal pins are involved in the SPI transfer?
2. Write an instruction sequence to configure SPI interface so that it can carry out data transfer with the following features, assuming that fosc = 32 MHz:
· SCK idle high and data transmitted on falling edge
· Input data sampled at middle of data output time
· Master mode
· Shift data at 8 MHz
· SPI enabled