What are the various Design constraints used while performing Synthesis for a design?
1. Make the clocks (frequency, duty-cycle).
2. Explain the transition-time requirements for the input-ports.
3. Verify the load values for the output ports
4. For the inputs and the output specify the delay values (input delay and output delay), which are already consumed by the neighbour chip.
5. Identify the case-setting (in case of a mux) to report the timing to a exact paths.