What are the two independent mechanisms for controlling interrupt request?
At the device end, an interrupt enable bit in a control register verifies whether the device is permitted to generate an interrupt request At the processor end, either an interrupt enable nit in the PS or a priority structure verifies whether a given interrupt request will be accepted.