What are instruction hazards?
The pipeline might also be stalled because of a delay in the availability of an instruction. For instance, this may be a result of a miss in the cache, requiring the instruction to be fetched from the main memory. Such hazards are often known as control hazards or instruction hazards.