Write a VHDL program (entity and architecture) for a combinational logic function with six input bits NS-NO representing an integer between O and 63, and two outputs M3 and MS that indicate whether the integer is a multiple of 3 or 5, respectively. Target your design to an available PLD, CPD, or FPGA and determine how many resources are used by the realization.