Problem
(a) Prepare the assembly code sequence for each of the four styles (accumulator, memory-memory, stack, load/store) of machine for the
code fragment:
A = B + C;
(b) Determine the number of instruction bytes fetched and data bytes transferred to/from memory for each assembly code sequence. Which architecture is most efficient as calculated by memory traffic? Which architecture is most efficient as measured by code size?