Develop a testbench model to verify the sequential multiplier of Example 4.4 with the control section as described in Exercise 4.20.
Example 4.4
In Chapter 3, we showed how to perform multiplication of unsigned integers by addition of partial products. Construct a multiplier for two 16-bit operands containing just one adder that adds successive partial products over successive clock cycles. The fi nal product is 32 bits.
Exercise 4.20
Develop a Verilog model of a debouncer for a pushbutton switch that uses a debounce interval of 10ms. Assume the system clock frequency is 50MHz.