A certain integrated circuit contains 50 D-type flip-flops. Assuming that all states are reachable, and that it may be clocked at 1 MHz, what is the minimum time needed for an exhaustive test? If the same integrated circuit is designed with a full scan path and if all the combinational logic may be fully tested with 200 test vectors, estimate the time now required to complete a full test.