Design a 4-bit down-counter that has three control inputs: cnt enables counting up, clear syncrhonously resets the counter to all 0s, and set syncrhonously sets the counter to all 1s:
a) using a parallel load register as a building block,
b) using flip-flops and muxes by following the register design process