Create a Verilog module that implements 4 bit full adder-subtractor with overflow detection. You may use Verilog bitwise operators and gate primitives, but no mathematical operators or behavioral Verilog syntax.
Your Verilog module is a structural implementation, requiring you to create the correct number of instances of a one-bit full adder module. Include the one bit full adder module in your homework submission as well.