Question: Consider the subsequent circuit, which detects even parity. There are one output, even, and three inputs, a(2), a(l) and a(0), which are grouped as a vector or bus.
The output is asserted when there are even numbers (i.e., 0 or 2) of 1s from the inputs.
This one is complex and I don't know how to do it -