Consider the NMOS inverter with saturated load in given Figure (a).
Let VDD = 3 V.
(a) Design the circuit such that the power dissipation in the circuit is 400μW and the output voltage is 0.10 V when the input voltage is a logic 1.
(b) Determine the transition point of the driver transistor.
