B rd and memrq are control lines from the cpu what must


b) RD and MEMRQ are control lines from the CPU. What must their logic state be in order to read the switches?

1445_ku.jpg

4. FIGURE 1 shows how a 3 to 8 line decoder (74138) can be used in conjunction with NAND gate (74133) to connect a set of switches to the data bus of a microprocessor system via buffers (74367).

Answer the following questions relating to the diagram:

a) What address, in HEX, is required on the address bus in order to read the switches?

Request for Solution File

Ask an Expert for Answer!!
Other Engineering: B rd and memrq are control lines from the cpu what must
Reference No:- TGS01419899

Expected delivery within 24 Hours