You need help with the following questions
1. Consider a 4-way set-associative cache with 64-byte data lines and 4096 entries. Assume 64-bit addresses and the layout from chapter 4. How many bits would the tag field be in this case?
2. Putting a 4 in the MAR and starting a memory write, would write to which bytes?